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ABSTRACT
Scheduling and Partitioning VLSI Circuit Operating at Multiple Supply Voltages
by
Ling Wang
Dr. Henry Selvaraj, Examination Committee Chair 
Professor of Electrical and Computer Engineering 
University of Nevada, Las Vegas
With today's increasingly large and complex digital integrated circuit (IC) and system- 
on-chip designs, power dissipation has emerged as a primary design consideration. 
Reduction of power consumption in VLSI designs can be achieved at various levels of the 
design hierarchy, ranging from processing technology, circuit, logic, architectural and 
algorithmic (behavioral) levels, up to system level. It has also been long recognized that 
the most dramatic power saving is achievable at the algorithm and architecture levels, 
where computations are normally described using data/control flow graph. Thus, in this 
thesis, a multiple supply voltage IC is synthesized at the behavior level.
There are, however, a number of practical problems that must be overcome before use 
of multiple supply voltage becomes prevalent. In particular, lower power is achieved 
along with an expensive routing cost. Therefore, unlike the existing methods where only 
scheduling is considered, our synthesis scheme considers both scheduling and 
partitioning to reduce power consumption due to the functional units as well as the 
routing cost.
Ill
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The concerned problem is subsequently referred as the multiple voltage scheduling 
and partitioning problem (MVSP). The MVSP problem is proved to be NP-complete and 
three behavioral level synthesis algorithms are proposed to minimize power consumption 
with resources operating at multiple voltages. One is the polynomial time algorithm. The 
others are heuristic algorithms, which are tabu search algorithm (TS), and simulated 
annealing algorithm (SA).
In the polynomial time algorithm, synthesis is based on the following three-step 
process. First, one particular supply voltage (selected from a finite and known number of 
supply voltage levels) is to be determined for each operation in a data flow graph. Then 
various operations are scheduled so that the power consumption under given time and/or 
resource constraints can be minimized. Finally, operations are partitioned into different 
regions running in different supply voltages to minimize the interconnection costs.
In TS and SA algorithms, synthesis schemes are performed to minimize the power 
consumed by resources and interconnections. In particular, we have configured our 
solutions with a three-tuple vector to account for both the resource assignment and the 
partition of operation nodes. Special move operation is designed that allows the 
scheduling and the partitioning to be performed simultaneously.
Experiments with a number of digital signal processing benchmarks show that the 
proposed algorithms achieve the power reduction at different percentage.
Key words: CAD, low power, multiple supply voltages, partitioning, scheduling, VLSI.
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CHAPTER 1 
INTRODUCTION
Lowering power dissipation is important for high performance CMOS VLSI systems 
[18]. The increased ambient temperature worsens the electro-migration reliability 
problems, when the power dissipation of CMOS VLSI chip increases. Recently, due to 
rapid progress in mobile computing and communication, demands on low power are on 
lengthening battery life. The progress in battery technology has not yet matched the speed 
of increase in power dissipation of a VLSI chip.
Low power CMOS design can be divided into several levels. This work focuses on 
low power design in the behavioral level by using supply voltage scaling method. This 
chapter presents the design hierarchy levels, current issues in high-level power 
optimization, source of power consumption, power reduction methods in high level 
synthesis, and power estimation methods in high level synthesis.
1.1 Design Hierarchy Levels
Electronic designs can be represented at several levels of abstraction such as 
geometric description, logic description, and architectural description, which is shown in 
Figure 1.1 [4]. The hardware design process is often performed by gradually refining or 
detailing the abstract specification or the model of a design to lower levels of abstraction.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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A behavioral view specifies the functionality of the design and may contain little or 
no reference to its structure. A structural view represents the circuit as an interconnection 
of elements or building blocks. A physical view represents a circuit as a set of geometric 
entities that are placed on a chip or a board. Synthesis tools can automatically convert or 
refine a design from a higher level of abstraction to a lower level of abstraction, or can 
convert a description that presents a behavioral view to a structural view, or a structural 
view to a physical view. High-level synthesis converts behavioral view of a design into 
structural view at the architecture level. Logic synthesis converts behavioral view of 
logic-level model into structural view at the logic level. Physical or layout synthesis 
converts structural view of a design into physical view [4].
Recent years have seen a significant trend towards designs starting at the higher 
levels of the design hierarchy. The high-level synthesis segment of the electronic design 
automation (EDA) market is expected to display a compound annual growth rate of 75%, 
which makes it the fastest growing segment in the EDA market. The factors driving the 
trend towards starting the design at the higher levels of abstraction include [4]:
• The growing complexities of integrated circuits make it difficult, time-consuming 
and error-prone to manually design at the lower levels. Automated synthesis tools 
allow the designer to capture and validate the design at higher levels, 
concentrating more on architectural trade-offs and less on the details of logic and 
physical design.
• The aggressive time-market requirements that drive most ASIC designs are 
pushing designers to adopt synthesis tools and design flows that enhance their 
productivity and cut design time.
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• The use of high level synthesis tools makes it possible to perform a thorough 
exploration of architectural trade-offs, which often results in large area, delay, 
and power savings.
1.2 Current Issue in the High-level Design: Power Optimization 
Given the increasing use of high-level design methodologies and the importance of 
low power design, this section examines the benefits of incorporating high-level power 
optimization tools into the design flow. Several studies have shown that the power 
optimization opportunities are significantly larger at the higher levels [22] [6]. System- 
level tradeoffs often yield an order of magnitude or more improvements in power. 
Algorithmic and architectural power management and optimization techniques can also 
yield large power savings. In comparison, the power savings obtained through logic and 
layout optimizations tend to be much smaller. With increasing levels of integration and 
operational speed, the power reduction requirements for most designs can not be met by 
performing logic-level or transistor-level optimization alone, leading to the need to 
integrate power optimization techniques into the high-level design flow [4]. In the 
following sections, the sources of the power consumption, power reduction techniques, 
and the power estimation approaches in the high level will be discussed.
1.3 Sources of Power Consumption 
The sources of power consumption in digital CMOS circuits are summarized by the 
following equation:
P = P  + P  + P  4-P /Iavg sw.cap. short-circuit leakage static
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where refers to the capacitive switching power, refers to the short-circuit
power. is the power consumption due to leakage currents, and is the static 
power consumption [4]. The computation of power consumption is explained through a 
CMOS inverter driving a load capacitor [4].
1.3.1 Capacitive Switching Power
The capacitive switching power dissipation is caused by the charging and
discharging of parasitic capacitances in the circuit. Assuming that the inverter is part of a 
synchronous circuit running at a clock frequency / ,
(1.2)
where N  is the average or expected number of transitions per clock cycle at the inverter’s 
output, and is, henceforth, referred to as the switching activity. In most static CMOS 
technologies, the capacitive switching power accounts for a dominant part of the total 
power. As a result, most power optimization techniques targeting such technologies focus 
on reducing this component of the circuit’s power consumption.
1.3.2 Short-Circuit Power
The short-circuit power is caused by direct supply-to-ground paths that are
created due to transients in signal values. Consider again the CMOS inverter, when the 
input changes from 1 to 0, there is a period of time when both the nMOS and pMOS 
transistors are conducting, leading to a short-circuit current being drawn from the supply. 
Assuming symmetric rise and fall delays and threshold voltages, the short-circuit power 
dissipation of a CMOS inverter can be approximated by the following equation [1]
(1.3)
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where K is a constant that depends on the sizes and technology of the transistor, Vj is the 
magnitude of the threshold voltage of the nMOS and pMOS transistors, i  is the input 
raise/fall time, N  is the average number of transitions at the inverters output, a n d /is  the 
clock frequency. Short-circuit power dissipation can be controlled to a small portion of 
the total power by appropriate sizing of transistors and reducing the input rise/fall times 
to all gates in the circuit. Short-circuit power dissipation is also reduced by scaling the 
supply voltage, and by reducing the switching activity at the gate outputs.
1.3.3 Leakage Power
The leakage power consumption ( ) can be further decomposed into two
components that are shown in the following equation [6]:
^leakage 0 diode r u b lh r e s h o ld ^ ^ d d
where refers to the currents flowing through the reverse biased diodes that are
formed between the diffusion regions and the substrate. This current is very small for 
current technologies, a typical value being 1 femto-ampere per device junction. The 
I  subthreshold Tcfers to the current arising due to the fact that transistors that are “off ” conduct 
some non-zero current. The expression for the sub-threshold current in the nMOS 
transistor of a CMOS inverter whose input voltage varies between 0 and its threshold 
voltage V/ is follows [1].
Vin-Vr,
Isubthreshold = K W e f f B  '  (1.5)
where K  and S are constants that depend on the technology, and W ^is the effective 
transistor channel width. The sub-threshold power is small for current technologies.
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However, it increases for transistors with large channel widths, and more significantly at 
reduced threshold voltages.
1.3.4 Static Power
In the CMOS circuits, static power consumption can result due to degenerated voltage 
levels at the inputs to a static gate or due to selector or bus conflicts where multiple 
drivers attempt to drive a signal to different logic values. Such situations are undesirable 
and are typically avoided through proper circuit design techniques.
1.4 Power Reduction in High Level 
The equations (1.1)(1.2) for various components of power consumption presented in 
the previous section indicate that the parameters that can be varied to affect power as well 
as energy consumption are the supply voltage, the clock frequency, the switching activity 
per clock cycle at various signals in the circuits, and parasitic capacitance. Optimizing 
power consumption invariably involves reducing one or more of these parameters. It is 
important to note that parameters are not independent. It is necessary to take into account 
the interactions and tradeoffs among these parameters to minimize power consumption.
The following section briefly discusses each of these factors, describing their relative 
importance, as well as the interactions that complicate the power optimization process.
1.4.1 Supply Voltage Scaling
Because of its quadratic relationship to power, voltage reduction offers the most 
effective means of minimizing power consumption. Such power reduction has a global 
effect that can be experienced throughout the design. In some cases designers are thus 
willing to sacrifice increased physical capacitance or circuit activity for a reduced voltage.
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However a speed penalty has to be paid for supply voltage reduction, as delays drastically 
increase as approaches the threshold voltage V, of the device. This tends to limit the
useful range of to a minimum of two to three times Vj [23].
A number of researchers have developed systems or proposed methods based on 
reduction of supply voltage. In [5], techniques for low power operation are shown which 
use the lowest possible supply voltage coupled with architectural, logic style, circuit, and 
technology optimization. In the architectural-based scaling strategy, pipeline and parallel 
architecture are proposed to reduce the supply voltage while maintaining desirable 
throughput. It indicates that the optimum voltage is achieved by trading increased silicon 
area for reduced power consumption.
Chandrakasan [6] presents a system called HYPER-LP where he uses some 
transformations to optimize the power. Control step reduction is utilized to reduce supply 
voltage for fixed throughput. Parallelism is used by applying loop unrolling, distributivity, 
constant propagation, and pipeline to speed up the circuit.
1.4.2 Switching Capacitance Reduction
Switching capacitance is proportional to power consumption and reducing switch 
capacitance is one of the useful approaches to reduce the power consumption.
Chandrakasan [6] uses some transformations to reduce the switching capacitance by 
using a variety of transformations as follows: operation reduction, resource utilization, 
reducing the transition activity, word length reduction.
In [8], the synthesis system reduces the switching capacitance during allocation by 
minimizing the number of functional modules, registers, and multiplexers. The
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capacitance and area reduction are collateral objectives. The matrix related to the edge in 
the CFG (Control Flow Graph) is constructed. The entry of the matrix is
(1.6)
where 1-W, is the transition activity weight, Wj. is the capacitance weight. For each pair
of nodes, the possible allocation to one resource is based on the entry of the matrix. The 
pair of nodes which has more entry value has more possibility to share the resource.
In [9] a simulation-based integer linear programming (ILF) problem for reducing total 
switched capacitance in the data path is formulated. The object function is the sum of 
module switched capacitance and register switched capacitance and multiplexer switched 
capacitance. The parallel and hardware shared architecture also are used to reduce switch 
capacitance and area.
1.5 Multiple Supply Voltage Approach
Multiple supply voltage approach is a recent trend to reduce power consumption [27]. 
The main purpose of multiple voltage scheduling is to minimize the power consumption 
by assigning operations to time steps with various supply voltages while maintaining the 
circuit performance. Literatures on multiple voltage synthesis include [10][20][27][29] 
[39]- [42][45].
MOVER system [27]is given to minimize energy dissipation by using multiple supply 
voltages. MOVER first finds one minimum voltage for entire datapath using ILP 
approach. In ILF scheduling process, the objective function considers the energy into 
two parts. One is associated with operations without fixed supply voltage. Another one is 
for operations with fixed supply voltage. For one operation, the power is consumed by
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
operation, the register, and the level conversion. Constraint inequalities include the 
resource constraint, the time constraint and the precedence constraint. In the partitioning 
process, if there are schedule slack for operations, second voltage is determined. New 
voltage is introduced and minimized until no schedule slack remains.
Chang in [20] has shown that multiple supply voltage scheduling problem is NP 
complete. A dynamic programming technique is presented for multiple supply voltage 
scheduling problem in both non-pipelined and functionally pipelined datapath. For the 
non-pipelined datapath, the timing model and energy dissipation model are given. The 
objective is to obtain the minimum energy consumption that binds the operations in the 
DFG to modules in the library while satisfying the time constraint at the same time. In the 
post order traversal of the DFG, each node will be assigned to a delay function. In the 
pre-order traversal, the minimum energy for each node is determined. In the functionally 
pipelined datapath, a revolving scheduling algorithm is given and dynamic programming 
approach modifies to increase module sharing.
In [45], a heuristic scheduling algorithm for variable supply voltages is presented 
based on an ILP model. For the time constrained problem, the cost that includes the 
hardware cost and the power consumption are minimized. For the resource constrained 
problem, both the total control steps and the power consumption are decreased. 
Considering both the timing constraints and the resource constraints at the same time, 
power consumption is minimized. In the scheduling process, each node is scheduled 
according to its priority that consists of power gain, mobility and computation complexity.
10
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In [29], the dynamic programming algorithm is given to minimize power 
consumption. Heuristic geometric scheduling algorithm under combined time and 
resource constraints is proposed by working on the multiple voltages.
In [42], problems for scheduling a DFG under resource constraints or time constraints 
are considered separately for the case when the resources operate at multiple voltages. 
The resource constraints scheduling method is a list-based algorithm that schedule each 
node with respect to the node priority in the DFG. The node priority is a function of its 
depth, the mobility, the switched capacitance, the interconnection complexity, and the 
number of level shifter. The time constrained algorithm tries to assign the lower voltages 
to the nodes with high capacitance and high switching activity when the operating 
voltages are 5 and 3.3V, or 5, 3.3 and 2.4V.
Manzak [10] proposes a heuristic scheduling algorithm under resource and latency 
constrained to reduce power consumption based on multiple supply voltage. Using 
Lagrange multiplier method, the following equation is derived.
(1.7)
E, ' ' EI
L A J
( y , - V , Ÿ = -  = n
[ d „ \
where E^is the energy of the gate, D, is the delay of the gate, is the reference voltage.
The algorithm is based on the above equation. The main idea is that nodes with high E/D 
(such as wide multipliers) have to be assigned to lower-voltage resources. The algorithm 
operates in two passes. In the first pass, the resource-constrained scheduling is done in a 
way that minimizes the computation time. In the second pass, the slack between the given 
latency and the computation time obtained by the scheduling algorithm in the first pass is
11
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distributed to the nodes such that the total power/energy consumption is minimized by 
reducing the slack of the nodes.
1.6 Variable Supply Voltage Performance Comparison 
MOVER [27] system benchmarks include FFT4, ELLIP, LATTICE, FSAMP, LFIR9, 
SSIIR5. Comparing multiple to single voltage results, energy savings ranges from 0% to 
50%. Estimated area penalties increase up to 170% in area.
In chang’ approach [20], benchmarks include AR filter, EWF, FDCT, Robot Ctrl., 
2nd ATE, Diff., Eg., Avg. Compared to ILP, the approach can handle a very large 
graph(more than thousands of nodes) in seconds. The average energy saving of 
3%,40.19%, 64.8% is achieved when using 3 supply voltage levels with the total 
computation time to T, 1.5T, 2T, respectively. Here T is the longest path in the DFG.
Sarrafzadah and Raje in [45] presented the scheduling algorithm with the time 
complexity O (nMog«) ,  where n is the number of nodes in a DFG. Benchmarks 
considered are EWF, HAL, FDCT, AR. For the resource constraint, the ration between 
power and time is reduced to 60%. For the time constraint, the ratio between power and 
resource is reduced to 30%.
In [29], the benchmarks considered are 5th Order Elliptic filter, AR-lattice filter, FIR 
filter. Time complexity of the dynamic algorithm is O(n^) , where n is the maximum 
number of nodes in any one path. Time complexity of the geometric algorithm is O 
(nClognC), where n is the number of nodes in the path and C is the number of control 
steps in the schedule. The proposed algorithm produces optimal results when the number 
of voltages is two. The maximum power savings is about 32% and the minimum power
12
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saving is 13%. It has been shown that more power consumption can be reduced when 
more timing constraints and the number of functional units running at a lower supply 
voltage are provided.
In [42], Shiue and Chaitali proposed the scheduling algorithms with polynomial time 
complexity. Benchmarks discussed include DIFFEQ Filter, AR Filter, EW Filter. 
Average power reduction ranges from 13.78% to 76.44% for time constraint algorithm. 
Average power reduction ranges from 10.57% to 28.24% for resource constraint 
algorithm. They assume that the switching activity at the inputs of each node is 0.5, and 
that the delay of a multiplier is five times the delay of an adder. Experiments show that 
the proposed schemes achieve more power reduction when the number of voltage levels 
is two (5V, 3.3V) or three (5V, 3.3V,3.4V). Compared to the ILP-based algorithm that 
only considers about the supply voltage that is the function of power consumption, this 
algorithm considers the effect of switching activity, and the interconnect complexity as 
well. But here, the operating supply voltages are fixed as input to the algorithm, so it is 
possible to reduce the exploration space.
Manzak [10] produces the algorithms under timing and resource constraints with 
polynomial time complexity. The time complexities of the two algorithms are 0(n^)  and 
O(nMogL) , respectively, where n is the number of nodes and L  is the Latency. 
Benchmarks used are DIFFEQ, AR lattice, EW filter, FIR filter, FFT4 and DCT. The 
power reduction for time-constrained algorithm ranges from 17.5% to 58.5%.
13
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1.7 Power Estimation in High Level 
The difficulty in estimating power at high level stems from the fact that the gate, 
circuit, and layout level details of the design may not have been specified. Moreover, a 
floorplan may not be available, making analysis of interconnect and clock distribution 
networks difficult. The strategies discussed, thus far, for high level power estimation can 
be divided into two classes: static activity prediction and dynamic activity prediction [32].
1.7.1 Static activity prediction
The access frequency of resource is important since the power consumption is 
dependent on the activity of a resource. The object of static activity prediction is to 
produce an estimate of the access frequency for different hardware resource by analysis 
of the behavioral description of the function to be implemented. This description could be 
represented as a control-data flow graph (CDFG). Since only one pass through the 
program is required, a key advantage of the static profiling approach is its speed. 
Chandrakasan [7] has developed a behavioral power estimation strategy using static 
profiling in the HYPER-LP. The power required to execute a behavior is expressed as:
P =  Z / ,  cyl (1.8)
f  datapath ,controlpath 1r̂ {
memory,resource
where/,.is the access frequency of resource r as determined by static analysis of the 
CDFG. The capacitance C,. switched when resource r  is activated is determined using 
empirical fixed-activity models.
1.7.2 Dynamic Activity Prediction
Dynamic profiling is another technique for determining the activation frequencies of 
various resources. In this approach, a simulation of the desired behavior is performed for
14
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a user supplied set of inputs. During this simulation, activity statistics are gathered 
regarding the frequency of various types of operations and memory accesses. These 
frequencies are than plugged into a model similar to Equation (1.8) to obtain a power 
estimate. The advantage, of course, is that data dependencies are easily handled.
The disadvantages are that the dynamic approach is much slower than the static 
approach and that it requires the user to supply a set of typical input vectors.
15
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CHAPTER 2
PRELIMINARIES AND BACKGROUND 
This chapter is organized as follows: Section 2.1 provides the motivation for this 
work; Basic notations are formulated in Section 2.2; Timing and interconnection models 
are presented in Section 2.3; Multiple scheduling and partitioning problems are 
formulated in Section 2.4.
2.1 Motivation
Most voltage-scaling approaches require that the IC operate at a single supply voltage. 
Although substantial energy savings can be realized with a single minimum supply 
voltage, one can not always take full advantage of the available schedule slack to reduce 
the voltage. Non-uniform path lengths, a fixed clock period, and a fixed number of 
control steps can all result in schedule slack that is not fully exploited [27]. When there 
are non-uniform path lengths, the critical (longest) path determines the minimum supply 
voltage, even though the shorter path could execute at a still lower voltage and meet 
timing constraints. When the clock period is a bottleneck, some operations only use part 
of a clock period. The slack within these clock periods is wasted. Additional voltages 
would permit such operations to use the entire clock period. Finally, a fixed number of 
control steps may lead to unused clock cycles if the sequence of operations does not 
match the number of available clock cycles [27].
16
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However, a multiple voltage design also will cause following problems on IC layout 
and power supply requirements [27].
i) If the multiple supplies are generated off-chip, additional power and ground 
pins will be required. It would become necessary to partition the chip into 
separate regions, where all operations in a region operate at the same supply 
voltage.
ii) Some kind of isolation will be needed between regions operated at different 
voltages.
iii) There are some limits on the voltage difference that could be tolerated 
between regions.
iv) New designing rules for routing may be needed to deal with signals at one 
voltage passing through a region at another voltage.
v) Protection against latch-up may be needed at the logic interfaces between 
regions of different voltages.
Some of these layout issues should be incorporated into multiple voltage scheduling. 
Functional partitioning failed to group operations of a particular supply voltage into a 
common region as these operations may not have the same function. Hence, partitioning 
which highly connects operations to the same voltage in the high level should be applied 
with scheduling to the high level design. It could improve not only routing, but should 
also lead to fewer voltage regions on the chip, less space lost to isolation between voltage 
regions, and fewer signals passing between regions operating at different voltages.
17
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2.2 Notations
Definition 1 (Data Flow Graph). A data flow graph DFG is a directed acyclic 
graph G = ( y ,E ) , where F is a set of nodes, and E i s a  set of edges between nodes. Here 
each node represents an operation, and a directed edge from node v, to node means 
execution of v, must precede that of .
Definition 2 (Timing Constraint). Timing constraint is the amount of time available to 
execute the nodes in a DFG.
Definition 3 (Resource). Resource refers to a hardware unit operating at a given 
voltage level (e.g. a 3.3V adder or multiplier).
Definition 4 (Resource Constraint). Resource constraint is a set of allowed functional 
units that should run at specified supply voltages. Note that we could have several 
instances of the same functional unit running at different or same supply voltages.
Definition 5 (Mobility). The mobility of a node is the difference between its ALAP 
schedule time (As Late As Possible) and its ASAP (As Soon As Possible) schedule time.
Definition 6  (Spatial Voltage Cluster). A spatial voltage cluster C ( V, ) is a set of 
nodes that operates at the same supply voltage . The hardware units assigned to the 
nodes in a spatial voltage cluster shall be placed near each other in the final layout to 
minimize communication costs.
Definition 7 (Tightly Connected Nodes). Two nodes are tightly connected if the 
shortest distance between them, in terms of the number of edges traversed, is small.
18
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2.3 Timing Model
Let c denote a control step (clock cycle), the basic unit of time used in the DFG in 
behavioral level. For a given length of c-step, an operation may thus become a multi­
cycle operation.
Let t, be the starting time of any node v, (t, is also referred as the schedule time of 
V, ). For all the j  parent nodes of node v, in the DFG, denoted as v,,, , we have
r, = max((r,., +d,.,),(r,.2 +d,2),...,(ty +d^)} (2.1)
==;, +d, (2.2:)
where (i)d, is the delay of node v,, (ii)tf is the ending time of node v,, (iii) are
the corresponding starting time of v,j,v,2 ,...,Vy , and (iv) J,,,rf,2 ,...,rfy are the 
corresponding execution time (delay) of , v,2 v, .̂
Thus, for a DFG with n nodes, its total schedule time T  is derived as
r  = max{rf} ,/e  {l,2,...n} (2.3)
2.4 Interconnection Model 
Assume a graphG = (F,E) with n nodes, where all the nodes can be organized as r
clusters (Ci,C2,...,C,).
We define
fO if node V; belongs to the cluster C. 
othenvise
where ; = 1,2 ,...» , k=\,2,...r.
The total interconnect cost I  thus is given as
19
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
1=1 t=l
where is the gain of node v, with respect to cluster .
2.5 Problem Formulation 
The multiple voltage synthesis problems under time constraints alone, resource 
constraints alone, and both time and resource constraints are defined in this section.
2.5.1 Time-Constrained Scheduling and Partitioning
The time-constrained multiple voltage scheduling and partitioning problem is defined 
as follows:
Given a DFG and the timing constraints, find a schedule and a partition that satisfy 
the given timing constraints with minimum power consumption due to the power 
consumed by the resources ( ) and the power consumed by the interconnects ( 7?̂  ̂).
For a DFG with a total number of n operations, can be decomposed into:
n
P  = ^ P ‘res /  , '  r e s
1=1
As our focus is on the inter-cluster interconnections (between macroblocks, such as 
different datapaths), we shall have
Cl
j=i
where N  is the total number of interconnections between clusters C,, , and r  is the
total number of clusters.
As a result, the objective function is given as:
20
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MinÇ£,Pi (2 .6)
y=i (=1
Subject to
T<Tc  (2.7)
where T  is the total schedule time, is the timing constraint.
2.5.2 Resource-Constrained Scheduling and Partitioning
In the resource-constrained scheduling and partitioning, the problem is to schedule 
the DFG to minimize the total schedule time and partition the DFG to minimize the 
number of interconnections between clusters.
It is, in general, too difficult to determine the correlation between interconnection 
costs and total schedule time at the behavior level as it varies from chip to chip, and from 
application to application. Rather, optimizations are performed in a two-step process, 
where the minimization of I  follows the minimization of T. Therefore, we have
min{/{min{r}}} (2 .8 )
Substitute (2.3) and (2.5) into (2.8), we have
min{ J  2  yjk Ski {min{ max b f } )}} (2.9)
.e{l,2,...nl
subject to
R< Rc  (2-10)
where (i) R is the total number of assigned resources at each control step, (ii) Rc is the
number of available resources (resource constraints) at each control step, (iii) n is the
number of nodes, and (iv) r is the number of clusters.
21
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2.5.3 Time and Resource Constrained Scheduling and Partitioning
The multiple voltage synthesis problem under the time and resource constraints is
defined as follows:
Given a DFG and the timing constraints and the resource constraints, find a schedule 
and a partition that satisfy the given timing constraints and resource constraints, with 
minimum power consumption due to the power consumed by the resources ( ) and
the power consumed by the interconnections ( 7]̂ , ).
Similar to the time-constrained problem, the objective function is given as:
M i i l Ê c  + Ê C !  (2.10)
j = \ ,=1
Subject to
T<Tc  (2.11)
R< Rc  (2.12)
where (i) T is the total schedule time, (ii) is the timing constraint, (iii) R is the total 
number of assigned resources at each control step, (iv) is the number of the available 
resources (resource constraints) at each control step, (v) n is the number of nodes, and (vi) 
N  is the total number of interconnections between clustersC,, C j,• • ■ C,., and r  is the total 
number of clusters.
2.6 Complexity Analysis 
To establish the complexity results, we shall base our proof on the following two 
known NP-complete problems [28]: Partition and 3-SAT. These two problems can be 
stated as follows.
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• Partition Problem
Input: A finite set B and a size s(b) e  , for each b e  B
Output: “Yes” iff there is a subset B' c  Bsuch that ^ s ( b )  = ^ s { b )
bGB' Iæ B -B ’
• 3SAT
Input: Collection of clauses C, over variables such that each
clause is the disjunction of exactly three literals.
Output: ”Yes” iff there is a truth assignment to the variables such that each clause is true.
B
C
F
H
Figure 2.1 An example circuit
3SAT instance:
C, =  (x, Cj =  (^2 +  Xj +  X J  Cj =  (X|-I-X2+X3)
GCI Instance:
23
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variable m odule i c lause  module n+j for c lause  Cj
(a) (b)
(c)
Figure 2.2 An example of the construction used in Theorem2
A circuit is an interconnected set of modules. A p  input q output module has p  input 
pins and q output pins. Such a module is called a ip, ^)-module. The interconnects of the 
circuit connects an output pin of one module to an input pin of another module. Some 
input pins are labeled as primary outputs. We shall limit ourselves to circuits in which the 
modules can be ordered such that every interconnect connects an output pin of a module
24
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to an input pin of another module to its right. The graph for such a circuit is directed and 
acyclic, i.e., it is a dag. Figure 2.1 show an example circuit with n=5 modules. The 
modules are shown as rectangles. Modules 1 is a (2, 3)-module while module 4 is a (2, 1) 
module. The primary inputs are A, B, C, D, and E  and the primary outputs are F, G, H 
and/.
Suppose there are n, possible implementations of module i and module i is a 
module. Let A(i, j) denote the area of the jth implementation of this module, 1< j  < «, and 
let D(i, j, u, v) be the delay from input u to output v of the jth implementation of module i, 
1 < j  < n, ,1 < M < p, ,1 < V < q. , A circuit implementation is a vector 
S = (5 , where s. is the selected implementation of module i of the 
circuit( 5, G [1,«,],1 < i < n ) . If {n^,ri2 ,n^,n^,n^) = (2,4,3,5,3) for the example circuit of 
Figure2.1, then S=(2,3,1,5,3) is a possible implementation. There are actually 
2 x 4 x 3 x 5 x 3  = 360 possible implementations for this circuit. The area of the 
implementation (2, 3, 1, 5, 3) is A(l, 2)+A(2, 3)+A(3, 1)+A(4, 5)+A(5, 3). The area of the 
implementation S =
(2.13)
j=i
Once an implementation S of a circuit has been selected we can compute the delay of 
each primary input to primary output path. For the above implementation, the delay along 
the path: 5,(input 1 of module 1 to input 1 of module 4),(input 1 of module 4 to output G) 
is D (l, 2, 1,2) +Z)(4, 5, 1, 1) (we assume that propagation delays along interconnects are 
factored into the module delays).
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The circuit delays if implementation S is the maximum of the delays along all primary 
input to primary output. The inputs to the general circuit implementation (GCI) problem 
are a circuit as described above and two values a  and<5. The output is an implementation 
S with area no more than a  , and an circuit delay no more than Ô . If such 
implementation exists, the output is S=(0,0,....0). An implementation with area< « and 
delay< ^ is  called a n (a  ,S )  implementation.
We now define a special class of circuits called basic circuits. In a basic circuit each 
module i has the property that in each of its implementations the delay between each pair 
of input-output terminals is the same. So, for implementation j of module i we have
D(i, j ,u ,v)  = dy , l< u <  p .; l< v<  q. (2.14)
The basic circuit implementation (BCI) problem differs from the general circuit
implementation problem only in the allowable input circuits.
Theorem 2.1 [44]: The BCI problem is NP-hard even when all modules are (l,l)-modules 
interconnected to form a chain and each module has only two possible implementations. 
Proof: We shall show that any instance of the partition problem can be transformed, in
polynomial time, into an instance of the BCI problem for which there is an (a ,S)
implementation iff the output to the partition instance is “yes”. The constructed BCI 
instance satisfies the remaining requirements of the theorem. The BCI instance is 
obtained from the partition instance as follows. For each 6 e B , we have a distinct (1,1)- 
module, i, with two possible implementation.
A(/,l) = 5(è),D(i,1,1,1) = 0
A(i,2) = 0,D(i,2,U) = s(b). ■ ^
The modules are connected in any order to form a chain and the values of a  and S  are
26
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a  = ô  = Y s ( b ) / 2  (2.16)
beB
One may easily verify that the constructed BCI instance has an («,<5) implementation 
iff the corresponding partition instance has output “yes”.
Theorem2.2 [44]: The GCI problem is NP-hard even if all implementations of all 
modules have the same area.
Proof: This time we use the 3SAT problem. For any m clause n variable instance of 
3SAT we construct a GCI instance with n+m modules. These may be arranged into two 
columns as in Figure 2.2. The first column contains n modules called clause modules. 
Each variable module is a (l,2)-module and each clause module is a (3,l)-module. For 
each variable jc,. in the 3SAT instance we have a variable module with two 
implementations with delays:
D(U,U) = 0,D(;,U,2) = 1 
D(;,2d,l) = I,D(z,2,l,2) = 0
Selecting implementation 1 of module i corresponds to setting x, to true and selecting
implementation 2 corresponds to setting it to false. For each clause C j , there is a clause
module n+j with three possible implementations.
The delays associated with these are:
D(n + j ,1,1,1) = 1; D(n + j ,1,2,1) = 0; D(n + j ,1,3,1) = 0
D(n + j , 2,1,1) = 0; D(n + 2,2,1) = 1; D(n + j ,2,3,1) = 0
D(n + j ,3,1,1) = 0-,D(n + j ,3,2,1) = 0;D(n + ;;3,3,1) = I (2.17)
Ifx, = w h e r e i s  the Ath literal of 1 < A: < 3 ,then the output labeled x, in module i
(Figure 2.3(a)) is connected to the input labeled in module n+j. The delay of any
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primary input to primary output path is the sum of a variable module delay and a clause 
module delay. Each such path is uniquely characterized by the x, and labels on it.
(d)
Figure 2.3 Circuit examples (a) chain (b) simple parallel circuit (c) a series parallel circuit
(d) non series parallel circuit
We shall now show that the 3SAT instance is satisfiable iff the constructed GCI 
instance has an implementation with area (m+n)a and delay 1. Since every 
implementation has area (m+n)a we need to concern ourselves only with the delay. If the 
3SAT instance is certifiable then consider a truth assignment for which the instance is
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true. For module I, select implementation 1 if x, is true in this truth assignment and select 
implementation 2 if it is false. For module n+j select implementation 1 if is true, 
otherwise select implementation 2 if Ẑg is true, otherwise select implementation 3 (in 
this case Ẑ j must be true). Consider any primary input to primary output path with the 
labels X, and Ẑ .̂ If x.is true the delay on this path is at most 1. If x-is false, then Ẑ îs 
also false. The delay contributed by variable module i is 1 and that by the clause module 
n+j is 0. So the path delay is 1. Similarly if the path labels are x. and Ẑ  ̂the path delay is
at most 1. Hence the circuit delay is l(as every implementation has a delay of 1 or 2).
If there is a delay 1 implementation of the constructed GCI instance, then the 3SAT 
formula is satisfiable. To see this consider the three paths that go through module n+j. 
Regardless of the implementation of this module the clause module delay on exactly one 
of these is 1. The variable module delay on this path must, therefore, be 0. Hence clause j 
is true, 1 < j  <m . By choosing the truth assignments that correspond to the selected 
implementation of the n variable modules the 3SAT instance is satisfied.
Theorem 2.3 [20]: The MVS (multiple-voltage scheduling) problem is NP-complete. 
Proof: By restricting the CDFG into a chain and allowing only two implementations for 
each operation in the chain, MVS problem is identical to the circuit implementation 
problem which is known to be NP-complete [44].
Theorem 2.4: The MVSP (multiple-voltage scheduling and partitioning) problem is NP 
complete.
Proof: It is shown from the theorem 2.3, as MVS problem is a special case of general 
MVSP with only one partition exists.
29
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
CHAPTER 3
POLYNOMIAL TIME SYNTHESIS SCHEME 
Multiple voltage synthesis algorithms in the literature [10][20][27][29] [39]- [42][45] 
are mainly focused on minimizing the power consumption of the resources. As a matter 
of fact, there is a large opportunity available for further decreasing power consumption 
through interconnection power reduction [36]. In [36], such interconnection power 
reduction is achieved by partitioning to preserve the locality in the assignment of 
operations to hardware units. However, the target chip in [36] operates at a single supply 
voltage. Although the list-based time-constrained multiple voltage algorithm [42] reduces 
the power consumed by the interconnections by applying pattern matching to explore the 
structure regularity, the algorithm is not very effective for irregular designs.
To address the above mentioned problems, in this paper, we present the multiple 
voltage scheduling and partitioning algorithms under time or resource constraints to 
minimize the power consumed by both the resources and the interconnections. The time- 
constrained scheduling and partitioning algorithm reduces the resource power 
consumption by assigning as many nodes of the DFG as possible to the resources 
operating at reduced voltages. On the other hand, the resource-constrained scheduling 
and partitioning algorithm reduces the total delay through efficiently distributing the 
slacks among the nodes, while reducing the resource power consumption through 
assignment of resources operating at lower voltages to the nodes on the non-critical path.
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In addition to the power reduction due to resources, both timing- and resource- 
constrained algorithms also consider reducing the interconnection costs between clusters 
through partitioning. The partitioning information can thus be passed to the architecture 
netlist generation and floor planning tools to generate the final physical layout with nodes 
in one cluster mapped into functional units adjacent to each other.
Experiment with a number of DSP benchmarks shows that the proposed algorithms 
achieve the power reduction under timing constraints and resource constraints by an 
average of 46.5% and 20%, respectively. The power reduction in our schemes is 
independent of the hardware structures.
This chapter is organized as follows: In Section 3.1 we give the design flow. The 
algorithm for time-constrained scheduling and partitioning is presented in Section 3.2, 
followed by experimental results for the algorithm applied to a number of DSP 
benchmark circuits. In Section 3.3, we present the algorithm as well as the experimental 
results on DSP benchmarks for resource-constrained scheduling and partitioning scheme. 
Finally, Section 3.4 concludes this chapter.
3.1 Design Flow
Design flow in the proposed algorithm consists of three steps: scheduling, partitioning, 
binding, as shown in Figure 3.1. In the top-down manner, one pass is performed from 
initial scheduling to partitioning, partitioning to binding while library communicates with 
each step.
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CDFG Timing & 
Resource 
Constraints
Scheduiing
Design LibraryPartitioning
Binding
Stop
Figure 3.1 Synthesis flow with partitioning 
3.2 Time-Constrained Scheduling and Partitioning
3.2.1 Algorithm
In this section, an algorithm is presented to deal with the time-constrained multiple 
voltage scheduling and partitioning problem. The inputs to the proposed algorithm 
consist of the DFG representation of a circuit, the timing constraints, and a design library 
with fully characterized resources. The proposed algorithm has the following four steps:
• Step 1 : One resource running at the lowest possible voltage is initially selected 
for each node from a design library.
• Step 2: Nodes in the DFG are then scheduled to minimize the power 
consumption due to the resources.
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• Step 3: Nodes are clustered to form voltage islands to minimize the power 
consumption due to the interconnections.
• Step 4: Nodes are finally bound to the resources.
Note that in both steps 2 and 3, some nodes may have to be reassigned to the 
resources running at different voltage levels to satisfy the timing constraints as well as 
reduce the interconnections between clusters.
Step 1 : Initial Resource Assignment
Power consumption is quadratically dependent on the supply voltage, which is the 
highest contributing factor for power dissipation. Hence, in this step, we attempt to assign 
the nodes of the DFG to the resources operating at the lowest possible voltages.
Then, a resource R  is searched for each node v, such that it operates at the lowest 
possible voltage and the following timing constraint shall be satisfied:
d < m  + d f  (3.1)
where (i) d  is the delay of the resource R that is assigned to v,., (ii) m is the mobility of 
node V,, and (iii) is the delay of node v, if node v, is assigned to the highest voltage 
resource.
Step 2: Scheduling
After initial resource is assigned to each node, even though the timing constraint is 
satisfied at the node level (Equation (3.1)), violation of the timing constraints may occur 
at the DFG level (i.e.. Equation (2.7) may not be satisfied). Thus, the feasibility of the 
resource assignment has to be evaluated:
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Step2:
while (all nodes are not scheduled) {
put all the nodes that do not have parent nodes into the Ready List; 
while (\Ready List) {
find node v,in the ready list with the least mobility; // Schedule the node v, ; 
if (Schedule_Node(v,.) == False) //timing constraints are violated, 
break;
add all the child nodes of v, into the ready list; 
delete v, from the ready list;
}
Boolean Schedule_Node(v, ){ 
t=ti ; //t, is denoted in Eq.(l)
if (t > /, ){ // /, is the schedule time of v, in ALAP scheduling 
D = t - / ,  ; / /D is  denoted as lag time, 
while (D^0){
select the node Vj that has the lowest power over delay ratio 
among v, and v, ’s ancestor nodes; 
increase Vj ’s voltage by one level, and subsequently, 
the delay of Vj is reduced by D%;
D  = D -D i;
}
return  False;
}
elsef
schedule node v, at the schedule time t; 
return  True;
J_1_________________________________
Figure 3.2 Step 2 in the time-constrained scheme
• If the schedule time of a node v, surpasses its ALAP schedule time, among 
all the nodes that have been scheduled before v,, the node with the lowest 
power over delay ratio (Proposition 3.1) shall be reassigned to the resources
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running at a higher voltage (e.g., a 3.3V adder has a lower power over delay 
ratio than a 3.3 V multiplier).
• The scheduling is iteratively performed until the resource assignments for all 
the nodes satisfy the timing constraints.
The scheduling algorithm is listed in Figure 3.2.
Proposition 3.1 [42]: Nodes with high power over delay ratio have to be assigned to 
lower-voltage resources to minimize the total power consumption under the time 
constraints in the multiple voltage synthesis.
Step 3: Partitioning
Whenever two resources running at two different voltage levels communicate with 
each other, a level shifter is needed at the interface. To reduce the number of the level 
shifters, initial partitioning is applied to assign the nodes running at the same voltage into 
the same spatial cluster.
Furthermore, in order to reduce the power consumption due to the interconnection 
between clusters, nodes may be moved from one cluster to another cluster so that the 
nodes within one cluster are tightly connected (defined in chapter 2.2). Here two kinds of 
node movements have to be considered:
• If a node needs to be moved from a lower voltage cluster to a higher voltage 
cluster, the node movement is allowed. Note that in this case, the timing 
constraints can still be satisfied, as stated in Lemma 3.1.
• In the case when a node is to be moved from a higher voltage cluster to a lower 
voltage cluster, if the timing constraints are violated, this node movement is not 
allowed; otherwise, the node shall be moved.
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Proposition 3.2 [6]: The delay of an operation is inversely proportional to its supply 
voltage.
Lemma 3.1 Given a total schedule time T  that satisfies the timing constraints 7^, if the 
supply voltage of any operation is increased, 7^ can still be satisfied with T.
(Proof: it can be easily shown from Proposition 3.2.)
The partitioning algorithm is listed in Figure 3.3.
Step3:
Initialize M  clusters C (V,. ) , i = 1,...M \ HM is the number of voltage levels; 
count = 0;
while (count <N){H N  is the user-defined number of iterations, 
for (each cluster C^(V))){
pick up the node Vf, with the maximum gain g (V̂  )) ;
if (the number of nodes in the cluster C^(V^) is less than S){
if(Fy>V ,) move into cluster C_,(Fy) ;
else{
schedule all the nodes;
if (T < 7^) //T: total schedule time, : timing constraints 
move Vft into cluster C^(Fy);
}
}
}
count = count + 1 ;
}
return the best partition;
Figure 3.3 Step 3 in time-constrained scheme
Step 4: Resource Binding
After obtaining a satisfactory schedule through Steps 1, 2 and 3, resource binding 
takes place. As we recognize that the interconnection costs between the clusters are
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significantly higher than the interconnection costs inside the clusters, the binding 
algorithm is designed to avoid resource sharing between clusters while attempt to 
maximize the resource sharing among the nodes inside a cluster. The binding algorithm is 
listed in Figure 3.4.
3.2.2 Complexity Analysis
The complexity of ALAP and ASAP is 0(n), and the complexity of searching of 
initial resources is 0(1 n), where I is the number of types of resources in the design 
library and n is the number of nodes in DFG. In a meaningful design, we shall have l « n .  
Therefore, the complexity of Step 1 is 0(n).
Step4:
for (each cluster C, (Vj ) ) {
put all the nodes from cluster C, (Vj ) into the list LS ;
LR = null; // LRis the bound resources list 
while (!LS) {
In LS, pick up a node Vj whose parent nodes are not in LS; 
if ( the desired resource R operating at Vj is available in the LR ) 
bind node Vj to resource R; 
else {
bind Vj to a resource R operating at Vj at control steps from tj to/* ; 
H tj , /'a re  defined in Eqs. (1) and (2). 
put R into LR;
}
delete node Vy from LS ;
}
}
Figure 3.4 Step 4 in time-constrained scheme.
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In the scheduling step, the worst case happens when the schedule time of each node 
exceeds its ALAP schedule time. In this way, the scheduling for each node needs to be 
performed n times. Hence, the time complexity of Step 2 is 0{n^ ).
In the partitioning step (Step 3), the worst case is that each node movement triggers a 
check for possible violations of time constraint. As the node movements are performed 
M ■ N times, where N>n, and the complexity for one scheduling run is 0(n) , the time
complexity of the partitioning step is O(n^).
As the last binding step is dominated by a linear search procedure, the complexity of 
Step 4 is 0(n).
Putting everything together, we can see that the overall complexity of the proposed 
time-constrained multiple voltage scheduling and partitioning algorithm is O(n^).
3.2.3 Example
In this section, an example, given as a DFG shown in Figure 3.5, is provided to 
illustrate the proposed algorithm. We assume that the timing constraint is 11c, where c is 
a 20-ns control step. In total, there are 8 nodes in this DFG with 4 additions (nodes 2, 3, 5, 
and 8) and 4 multiplications (nodes 1,4, 6, and 7).
+  2
+3
*4
Figure 3.5 Data flow graph of the example
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In this example, the design library, adopted from [20], consists of three types of 
functional units: adders, substracters, and multipliers. All of those resources can operate 
in any of the three voltage levels: 5.0V, 3.3V, or 2.4V. The delays and the power 
consumption of these resources are summarized in Table 3.1.
Table 3.1 Power consumption (pJ), normalized delay (c=20ns) of functional units:
5.0V 3.3V 2.4V
Module Delay Power Delay Power Delay Power
Adder 1 118.0 2 51.4 3 27.2
Substracter 1 118.0 2 51.4 3 27.2
Multiplier 5 2504 9 1090 15 576.9
In Step 1, each node is assigned to a resource mnning at the lowest possible voltage 
according to the node’s mobility, and these assignments are reported in Column VI in 
Table 3.2. For instance, node 6 is assigned to a multiplier operating at 3.3 V, as Equation 
(3.1) is satisfied, with d=9, m=5, d f  =5.
Table 3.2 ASAP, ALAP, mobility, voltage of each node shown in Figure3.5
Node #. ASAP ALAP Mobility VI V2 V3
1 1 1 0 5 5 5
2 1 5 4 2.4 2.4 5
3 6 6 0 5 5 5
4 7 7 0 5 5 5
5 1 6 5 2.4 3.3 3.3
6 2 7 5 3.3 3.3 3.3
7 1 6 4 3.3 3.3 3.3
8 6 11 1 2.4 3.3 3.3
At the beginning of Step 2, the Ready List consists of nodes {1, 2, 7, 5} as these 
nodes do not have parent nodes. Note that the nodes in the Ready List are placed in order.
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according to their motilities. Scheduling is performed from the left to the right of the 
Ready List. After node 1 and 2 are first scheduled, they are deleted from the Ready List 
and their child node, node 3, is added into the first position of the Ready List, and now 
the Ready List consists of nodes {3,7,5}. (Figure 3.6.a) Continuing this process, we can 
see that with their initially assigned resources from Step 1, nodes 1 , 2 , 3  and 4 can be 
successfully scheduled (Figure 3.6.b), after which the Ready list consists of nodes {7,5}.
After node 7 is scheduled, the Ready List becomes {8, 5}. As node 8 was assigned to 
the 2.4V adder in Step 1, node 8 is scheduled at the control steps 10, 11, 12 accordingly 
(Figure 3.6.c). Apparently, the timing constraint is not satisfied since only 11c is allowed. 
As node 8 has lower power to delay ratio than node 7 (2.4V adder for node 8 vs. 3.3V 
multiplier for node 7), it is reassigned to the 3.3V adder. Scheduling is restarted from the 
beginning, and now all the nodes 1,2,3,  4, 7, and 8 can be scheduled while satisfying the 
timing constraints. (Figure 3.6.d)
At this point, the Ready List is {5}. After node 5 is scheduled, its child, node 6, is 
added into the Ready List. Node 6 was assigned to a 3.3V multiplier (Table 3.1), and thus 
has to be scheduled in control steps 4 to 12 (Figure 3.6.e). Again, we see another timing 
violation, and therefore, scheduling is stopped. As the operation of node 6 is multiply, 
searching is initiated to trace back to its parent node(s). As node 5 is the only parent node 
and it has lower power to delay ratio (2.4V adder for node 5 vs. 3.3V multiplier for node 
6), its voltage has been increased to 3.3V. Again, scheduling has to be performed to 
check for any timing violation. The final complete scheduled DFG is shown in Figure 
3.6.f.
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a)Nodes 1 ,2.are scheduled. Afterwards, the Ready 
List becomes {3,7,5}
b)Nodes 3,4 are scheduled.The Ready List updates 
to {7,5}
......" O 'T
..........W  1
10
+8
c)Timing violation in node 8 d)Schedule with node 8 operating In a  higher voltage, the ready list is {5}
•6
e)Ttming violation in node 6 f)Schedule with node S operating in a  higher voltage
Figure 3.6 Scheduling for the example shown in Figure 3.5
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The resource required by each node after Step 2 is shown in Column V2 in Table 3.2. 
As it shows, nodes 5 and 8 have to run at higher voltages to satisfy the timing constraints.
At the beginning of Step 3, three clusters are formed by the initial partitioning: (i) 
Cluster 1 consists of nodes 1 ,3 ,4 , all operating at 5 V; (ii) Cluster 2 consists of nodes 5, 
6, 7, 8, all operating at 3.3V; and (iii) Cluster 3 includes node 2, operating at 2.4V. As the 
gain of node 2 to 5V Cluster 1 is the highest, the node 2 is reassigned to the 5V adder and 
moved into Cluster 1. As a result. Cluster 1 consists of nodes 1 ,2 ,3 , and 4, while the rest 
nodes are in Cluster 2. The voltage of the resource for each node obtained from Step 3 is 
shown in Column V3 in Table 3.2.
O '
*  1 6ç r .
Ô .
C lu ste r 1 C lu ste r 2
A d d e r 1 (5V ):
A d d e r 2(3.3V)(^
Figure 3.7 Partitioning and binding results of the example shown in Figure 3.5
M ul 
2 (3 .3 V ):
In Step 4, initially, the LS of Cluster 1 includes nodes {1,2, 3, 4} and LR  is empty. 
Nodes 1 and 2 are bound first in Cluster 1 as they do not have parent nodes in LS: Node 
1 is assigned to the 5V adder 1 and Node 2 is assigned to the 5V multiplier 1; in the
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meantime, adder 1 and multiplier 1 are put into LR. Nodes 1 and 2 are then deleted in LS, 
and now node 3 is ready to be bound. At this point, adder 1 already exists in LR, and this 
adder can be reused for node 3. That is, adder 1 is shared between nodes 2 and 3. 
Similarly, we can bind resources to other nodes, and the final binding result is shown in 
Figure 3.7.
3.2.4 Benchmark Results
In this section, we present the results obtained by running our time-constrained 
scheduling and partitioning algorithm on some high level synthesis benchmarks (Discrete 
Cosine Transform, Lattice filter, 7th order HR filter. Elliptical wave filter, Volterra filter. 
Differential equation filter. Wavelet filter, and Wdf7 filter). A library with fully 
characterized resources (see Table 3.1) is used. The switching activity of nodes is 
assumed to be 0.5. The number of interconnections among clusters is directly 
proportional to power consumption, and thus it serves as an indicator of the power 
reduction.
The number of nodes of each circuit is reported in column N  of Table 3.3. The timing 
constraint (column Tc in Table 3.3) is set as 1.5T, and 2T for each case, where T is 
the delay obtained by ASAP schedule when all the sources operate at 5V. Also we 
assume that the interconnection consumes 10% of the total power consumption of the 
chip.
In Table 3.3, Lattice, for instance, has the timing constraints equal to 36 control 
steps. If all the resources in the circuit is powered by 5-volt supplies, the total power 
consumption, as reported in Column , will be 23598pJ; however, the power
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consumption by resources operating at the multiple voltages is dropped to 1718.2pJ, 
a 27.1% reduction.
Table 3.3 Experiment results by time-constrained scheme
Benchmark Nn Tc Rl% I_b I Nc CPU
Lattice 22 36 23598 17182.8 27.1 55 30 4 0.01
48 16635.8 29.5 30 4 0.01
Diffeq 10 14 15614 8944.1 42.7 70 24 4 0.01
28 3179.4 79.6 24 4 0.01
Ellipf 37 40 23100 22885.2 0.9 119 32 4 0.01
60 15576.6 32.5 44 4 0.01
Iir7 36 30 39212 16953.5 56.7 107 59 4 0.02
40 9909.1 74.7 62 4 0.02
Wdf7 50 45 49464 29021.1 41.3 120 60 4 0.02
60 19520.9 60.3 69 4 0.02
Dct 42 25 43132 36112.2 16.2 132 48 4 0.03
34 16712.6 53.2 54 4 0.02
Volterra 32 30 43748 33747.5 22.8 81 47 4 0.01
40 19797.9 54.7 48 4 0.01
Wavelet 67 42 73180 33095.2 54.7 195 108 4 0.09
56 18676.4 74.7 108 4 0.07
In total, the average resource power reduction is 32.8% and 57.4%, when timing 
constraint is 1.5 times and 2 times of the ASAP total schedule time, respectively.
Column I  shows the interconnect cost (weighted sum of all interconnects) if the nodes 
of the DFG are partitioned into a number of clusters. For instance, the Lattice filter has a 
interconnect cost of 30, if the total number of clusters is 4 (shown in column Nc). 
Compared to the case when no partitioning is performed (i. e., interconnects between all
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nodes as shown in column I_b), we can see the interconnect cost has been reduced by 
38%. On average, the interconnection reduction is 35% across all 8 benchmark circuits. 
Finally, the CPU times for synthesis runs are reported in seconds in the last column.
3.3 Resource-Constrained Scheduling and Partitioning
3.3.1 Algorithm
The input to the algorithm is (i) the DFG of a circuit, (ii) a library containing the table 
of delays and supply voltages for the resources, and (iii) the resource constraints. The 
proposed synthesis scheme consists of three major steps:
• Step 1 : nodes in the DFG are first scheduled to find the optimal distribution of 
the slack between the nodes under resource constraints.
• Step 2: nodes are clustered to form the voltage islands to minimize the 
interconnect cost. In this step, some nodes may be reassigned to the resources 
operating at higher voltages.
• Step 3; nodes are rescheduled and then bound to the resources satisfying the 
resource constraints.
Step 1: Scheduling
To reduce the total scheduling time and the power consumption, the idea for resource- 
constrained scheduling and partitioning is to assign the higher voltage resource to the 
nodes on the critical path (with zero mobility) and assign the lower voltage resource to 
the nodes on the non-ciitical path (with nonzero mobility). As the total schedule time is 
determined by the delays of the nodes on the critical path, the power consumption is 
minimized without increasing the total schedule time.
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In this step, a node with lower mobility is scheduled earlier than those nodes with 
greater mobility. Hence, nodes with zero mobility have higher priority to be assigned to 
the resource(s) operating at the highest voltages. This scheduling algorithm is listed in 
Figure 3.8.
Stepl:
Determine the mobility for each node;
Put all the nodes that do not have parent nodes into the Ready List-,
while (IReady List) {
Find node v, in the Ready List with the lowest mobility;
f = f, ; ///, is given by Eg. (1) in Section 2.2.
while( V, is not scheduled)! // d is the delay of the corresponding candidate resource 
if (a few candidate resources are available for v,. at control steps t to t+d ){ 
Schedule v, at t and assign it to the resource operating at the 
highest voltage among the candidates; 
break;
}
else // the desired resource is not available at control steps from t to t+d 
t = t+ \-,
}
Add all the child nodes of v, into the Ready List;
Delete v, from the Ready List;
}
Figure 3.8 Step 1 in the resource-constrained scheme.
Step 2: Partitioning
To form voltage clusters and reduce the interconnection costs between clusters, 
partitioning is performed in the way similar to what was proposed in the time-constrained
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partitioning algorithm (Section 3.2.1). The only difference is that under the resource 
constraints, node movement in Figure 3.3 is no longer needed to satisfy the timing 
constraints, as no timing constraints are set for resource-constrained synthesis problem. 
The partitioning will have M  • N  iterations, where M  is the levels of supply voltages, and 
N  is the number of iterations and typically A is a multiple of n.
Step 3; Rescheduling and Resource Binding
After the partitioning in Step 2, one particular resource may be required by two nodes 
scheduled at the same control step, leading to a resource conflict. In this step, this 
problem is solved by rescheduling the partitioned DFG. That is, when the resource 
required by a node is not available from its starting time to its ending time (defined in 
Chapter 2.2), we shall assign this resource to the node at the control step when this 
resource becomes immediately available again.
3.3.2 Complexity Analysis
Similar to Step 1 of the proposed time-constrained synthesis algorithm, the 
complexity of Step 1 of the resource-constrained synthesis algorithm is also determined 
by the number of nodes in the DFG. Thus, the complexity of Step 1 is 0(n), where n is 
the number of nodes in the DFG. Since the partitioning need to be performed M  ■ N  times 
and N>n, the time complexity of Step 2 is 0(n}).
In the rescheduling and binding process, the worst case occurs when the resource 
required by the node is available at the last control step. In this case, a total of I-m  times 
of searches have to be performed, where / is the number of types of resources in the 
design library and m is the total control steps. As rescheduling process is dominated by 
the searching for the resources, the complexity of Step 3 is 0{m -l-n)  and where n is the
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number of nodes in the DFG. As we assume that l « n ,  m « n ,  N » n ,  the overall 
complexity of the resource-constrained algorithm is 0{n^).
Putting everything together, we can see that the overall time complexity of the 
proposed resource-constrained synthesis algorithm is 0{n^) .
3.3.3 Example
In this section, another example, the DFG is shown in Figure 3.9, is provided to 
illustrate the proposed resource-constrained scheduling and partitioning algorithm. We 
assume that at any single control step, only 3 multipliers and 3 adders, each operating at 5 
V, 3.3V, or 2.4V, respectively, are available. In total, there are 8 nodes in this DFG with 
5 additions (nodes 2, 3, 5, 7, and 8) and 3 multiplications (nodes 1, 4, and 6). The same 
design library as tabulated in Table 3.2 is used.
+  2
+3
*4
Figure 3.9 A data flow graph Example
At the beginning of Step 1, the Ready List consists of nodes {1, 2, 5, 7}, as these 
nodes do not have parent nodes. Note that the nodes in the Ready List are placed in order 
according to their motilities. Scheduling is performed from the left to the right of the 
Ready List. Nodes 1 and 2 are first assigned to a 5V adder and a 5V multiplier, 
respectively, as the 5V adder and 5V multiplier are currently available at the control steps
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from 1 to 5. Nodes 1 and 2 are then deleted from the Ready List, and their child node, 
node 3, is added into the first position of the Ready List. Now the Ready List consists of 
nodes {3, 5, 1). (Figure 3.10.a) Continuing this process, we assign one adder and one 
multiplier running at 5 volts to nodes 3 and 4, respectively. And these two nodes are 
scheduled at the control steps from 6 to 11 (Figure 3.10.b).
10
11
a)N odes 1, 2. a re  scheduled . Afterwards, the  R eady 
List becom es {3,5,7}
b)N odes 3,4 a re  scheudled .T he R eady List u p d a tes  
to {5,7}
+5
c)N odes 5,6 a re  scheudled. The R eady List is {7} d)N odes 7,8 a re  scheduled.
Figure 3.10 Scheduling of the example shown in Figure 3.9
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After nodes 1, 2, 3, and 4 are scheduled, the Ready List is {5, 7}. Node 5 has to be 
assigned to the 3.3V voltage adder, since 5V adder has been assigned to node 2, and thus 
it is not available at the control step 1. The Ready List is then updated to include nodes {6, 
7}. Node 6 is assigned to the 3.3V multiplier, since 5V multiplier is not available at the 
control steps 3 ,4 ,5  (see Figure 3.10.c).
The Ready List now consists of node {7}, and this node is assigned to the 2.4V adder 
since both 5V and 3.3V adders are not available at the control step 1, 2. Once node 7 is 
scheduled, node 8 will be added into the Ready List. As 5V adder is available at the 
control step 4, node 8 is assigned to the 5V adder (see Figure 3.10.d).
0 a
6
C lu ste r 1 C luster 2
é
C lusters
A dder 1 (5V);
A d d e r s  (3.3V): +
A dder 3 (2.4V):
o o Mul 1(5V):
( ^ 2 ^  Mul 2(3.3V):
Figure 3.11 Partitioning of example shown in Figure 3.9
After the scheduling, three clusters are formed by the initial partitioning: (i) cluster 1 
consists of nodes 1, 2, 3 ,4  and 8, all operating at 5V; (ii) cluster 2 consists of nodes 5, 6, 
both operating at 3.3V; and (iii) cluster 3 consists of node 7, operating at 2.4V. Since
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node 8 in cluster 1 has the maximum gain to cluster 3, it is reassigned to the 2.4V adder 
and thus moved into cluster 3. The voltage of the resource assigned to each node obtained 
in Step 2 is reported in column V2 in Table 3.4. The same binding process is performed 
as the one used in the time-constrained algorithm, and the result is shown in Figure 3.11. 
For instance, it can be seen that adder 3 is shared between nodes 7 and 8.
Table 3.4 ASAP, ALAP, Mobility, and voltage of each node of the example Figure3.9.
Node # ASAP ALAP Mobility V1(V) V2(V)
1 1 1 0 5 5
2 1 5 4 5 5
3 6 6 0 5 5
4 7 7 0 5 5
5 1 6 5 3.3 3.3
6 2 7 5 3.3 3.3
7 1 10 9 2.4 2.4
8 2 11 9 5 2.4
During the last rescheduling step, node 8 is rescheduled to be computed at control 
steps 4, 5 and 6 as it has been moved from Cluster 1 to Cluster 3 (i.e., it has been 
reassigned to the 2.4V adder). The final scheduled DFG is shown in Figure 3.12.
Figure 3.12 Rescheduling result of example Figure 3.9
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3.3.4 Benchmark Results
The same set of benchmarks employed in Sec.3.3 is used to evaluate the proposed 
resource-constrained multiple voltage synthesis algorithm. The same set of benchmarks 
employed in Sec.3.2.4 is used to evaluate the proposed resource-constrained multiple 
voltage synthesis algorithm. The resource constraint R is set as an integer. For instance,
if the resource constraints R =1, it means that, at each control step, maximum 4
multipliers (each operates at 5V, 3.3V, 2.4V, 1.5V) and 4 adders (each operates at 5V, 
3.3V, 2.4V, 1.5V) shall be allowed.
As to the lattice circuit, the power consumption by resources operating at 5 volts is 
23598pJ. When the resource constraint (Column R in Table 3.5) is set as 1, the total delay 
T is 35 control steps. Compared to the case when all the function units operate at 5 volts, 
a power reduction of 26.4% has been achieved. Furthermore, the number of 
interconnections between 5 clusters is 28 while running time is 0.01 seconds. In total, the 
average resource power reduction is 21.02%, 29% and 67% for resource constraints R is 
set as 2, 3, and 4, respectively.
3.4 Conclusions
In this chapter, we have presented two schemes to schedule and partition a data-flow 
graph under either timing constraints or resource constraints. The proposed algorithms 
minimize the power consumed by both the resources and the interconnections. Both time- 
constrained and resource-constrained algorithms have time complexity of O(n^), where n 
is the number of nodes in the DFG. Experiments with a number of DSP benchmarks
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show that the proposed algorithms under timing constraints and resource constraints 
achieve the power reduction by an average of 46.5% and 20%, respectively.
Table 3.5 Experimental results by simulated annealing
Bench­
mark
Nn T R Rl% Lb I Nc CPU
Time
Lattice 22 35 1 23598 17364.4 26.4 55 28 5 0.010
25 2 22185.7 5.9 25 3 0.010
Diffeq 10 42 1 15614 14082.7 9.8 70 18 4 0.001
24 2 12602 19.2 19 3 0.01
Ellipfic 37 25 1 23100 18593.7 19.5 119 38 3 0.01
30 2 20206.7 12.6 33 3 0.01
32 3 21620.1 6.4 31 3 0.01
32 4 23100 0 29 2 0.01
Tir7 36 40 2 39212 25147.2 35.8 107 55 5 0.01
43 3 22354.7 42.9 56 5 0.01
41 4 19014.3 51.5 58 5 0.01
Wdf7 50 60 2 49464 33823.7 31.6 120 63 5 0.01
42 3 32606.7 34 63 5 0.01
41 4 33732.9 31.8 61 5 0.01
32 5 36616.3 25.9 62 4 0.01
Dct 42 35 4 43132 35332.8 18 132 44 3 0.01
32 5 39791.6 7.7 42 4 0.01
Volterra 32 47 3 43748 29169.4 33.3 81 48 4 0.01
30 4 32313.5 26.1 47 4 0.01
Wavelet 67 82 4 73180 45050.4 38.4 195 100 5 0.02
80 5 40844.6 44.1 102 5 0.01
53
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
CHAPTER 4
SYNTHESIS SCHEME BY TABU SEARCHTHE 
The approach presented in Chapter 3 described scheduling and partitioning performed 
sequentially as shown in Figure 4.1.a. Since scheduling and partitioning are not 
independent from each other, it is more desirable to perform these two tasks 
simultaneously to achieve greater power reduction. Therefore, the synthesis flow can be 
presented as shown in Figure 4.1.b.
input DFG&  
Constraints
input DFG&  
Constraints
Scheduling
Scheduling & 
Partitioning
Partitioning
Binding Binding
S t o p Stop
Figure 4.1 Synthesis flow
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Tabu search [16] is regarded as a meta-heuristic algorithm that takes a more 
aggressive approach than other search algorithms. It proceeds on the assumption that 
there is no value in choosing an inferior solution unless it is absolutely necessary, as in 
the case of getting out of a local optimum. Tabu search has been shown to be very useful 
in providing good solutions for many NP-hard problems, such as scheduling and graph 
partitioning, in a reasonable amount of time [2]. In this chapter, we adopt tabu search as 
the core algorithm and developed a problem-specific modification for multiple voltage 
synthesis under timing and resource constraints.
The rest of this chapter is organized as follows. In Section 4.1, the algorithm for 
multiple voltage synthesis problem under timing and resource constraints is presented. In 
Section 4.2, experimental results on DSP benchmarks for the scheme are given. Finally, 
Section 4.3 concludes this chapter.
4.1 Algorithm Description 
Tabu search proceeds on the assumption that there is no value in choosing an inferior 
solution unless it is absolutely necessary, as in the case of getting out of a local optimum. 
At each iteration of the search, it selects the best neighborhood solution. This is unlike 
hill-climbing as it might make a down-hill move. Thus, the algorithm never runs out of 
choices for the next move. However, this approach may result in cycling, trapping the 
algorithm at locally optimal solutions. So two structures called tabu lists and aspiration 
functions are introduced. These two structures preserve information about the past moves 
in order to constrain and diversify the search for better solution.
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Tabu lists may be structured in many ways depending on the problem in question. 
The most simplified form of a tabu list is a linear list which stores the k most recent 
moves. The main purpose of the list is to restrict the direction of search. It prevents the 
algorithm from going back to a state which was reached previously. Such an action 
hopefully prevents us from being trapped in any local optimum. Tabu conditions are 
satisfied if the current move tries to undo a move previously made which is still in the 
tabu list. It is clear that if the search is unconstrained, upon leaving a local optimum, 
there is a very high probability that we may return to the same local optimum. In addition 
to tabu lists, we also have aspiration functions. An aspiration function has the ability to 
overrule tabu conditions. This serves as a mechanism to diversify the search and 
encourage the exploration of new regions in the search space.
4.1.1 Scheduling and Partitioning by tabu search
In order to apply a tabu search algorithm to a combinatorial optimization problem we 
have to define the following elements:
• the representation of a feasible solution,
• the way of creating an initial solution,
• the form of the objective function and the method to calculate its values,
• the mechanism of generating a neighborhood,
• the structure and the length of a tabu list.
In the following sections the definitions of the above elements will be presented. The 
general framework is shown in Figure 4.2.
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Input:
input DFG, G(V,E);
Definitions:
S : a feasible solution;
F: Objective function as;
N(S): Neighborhood of 5;
L : tabu list with length k;
N\ a number of iterations N\
A-. Aspiration function;
Initialization
i=0;
Generate an initial feasible solution ;
Initialize tabu list with length L  and aspiration function A; 
Set bestS= Si, bestcost=F(£>^5r5') and besti=i;
Bodv
while (icAOl 
i=i+l;
Generate the neighborhood N( 5j_, )of 5,_, ;
Select feasible 5, from N ( 5,_, ); 
if ( 5, is not in tabu list L or A( )>F( s, )){ 
if (F( 5, )<bestcost) {
bestS=Si ; èe5tco5t=F(best); besti=v,
}
}
Update tabu list L ;
Update aspiration function
}
Output : the best solution bestS\________________________________
Figure 4.2 Tabu search algorithm
• Representation of a Solution: 
A solution S is defined as:
(4.1)
where (i)v. g V, n = |y | , (ii) c, is the cluster to which node v. belongs and c. E C , C is
the set of all spatial voltage clusters, C = (̂!{)}, 1/is the voltage of cluster c , and
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(iii) r  is the resource assigned to node v,. Here a;, e  R ., and R. is the candidate resource 
list of node v..
The size of solution space is (N  •M)*'"!, where N  is the voltage levels in the design
library. Some solutions in the solution space are not feasible, as they do not satisfy the 
given timing constraints. In order to reduce the search space, some solutions that can be 
decided as nonfeasible ones are deleted from the search space by using a candidate 
resource list R. for each node v..
A candidate resource list /?, of node consists of resources whose delays are required 
to satisfy the following equation:
d i < m  + d ^  (4.2)
where (i) is the delay of any resource r  in R , (ii) m is the mobility of node v., and 
(iii)c('^ is the delay of node v, if it is assigned to the highest voltage resource in the 
design library.
• Creating a Starting Solution:
An initial solution is generated as follows:
i) Generate a solution S by assigning the highest voltage resource to each node
ii) Put all the nodes into one cluster;
The initial solution is not required to satisfy the timing and/or resource constraints.
• Objective function
Objective function is defined as the power consumption associated with a solution 
S, that includes the resource power consumption and interconnection power consumption, 
which is defined in Equation (2.6).
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«■'"Œ/:i+ËC) (4.3)
j = \ 1=1
• Mechanism of Generating a Neighborhood
Neighborhood o f a solution S, denoted as N(5'), contains all the solutions obtained by 
a move. A move from solution S to another S* is represented by < v, ,(r;.,c,),(r*,c*) > , 
where i) v. is the only node in S that its cluster and resource are to be modified, ii) 
resource r. is assigned to v,, node v,. belongs to cluster c,. in S, and iii) resource rj is 
assigned to in S*, and node v. belongs to a different cluster c] in S*. Note that 
resources a; and r* are of the same function type but operate at different supply voltages. 
As resource r operates at voltage Vj , c* can be any of the clusters
In this way, the search space includes all the clusters of
interest.
Among all the solutions induced from the neighborhood, the best solution will be the 
one that satisfies the following two conditions:
i) It must satisfy timing and resource constraints.
ii) It consumes less power than any other feasible solutions in the neighborhood.
If the design library has functional units operating at N  different voltage levels, and 
the functional units in a chip can be partitioned into M  clusters, the size of the 
neighborhood is (Af -1) x M x |
For N  voltage levels in the design library and M  clusters, the size of the neighborhood 
i s ( A - l )x M x |
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• Structure of Tabu List
Tabu list is constructed as a linear list L with length k, which contains the k most 
recent moves. Going back to a solution S which was visited in the last k iterations is not 
allowed in order to prevent cycling on the same set of solutions.
Instead of keeping a whole move in the tabu list L, only the resource modification in 
the move is saved in L. That is, when (v,, r;, r  ) is stored in the tabu list, the move M l 
< v.,(r;,C;),(r,’ ,c.,(V^)) > from S to S* and the move M2 < (v.,(/; ,c,),(r,*,c.^ (V.)) >
from S to 5** are considered identical in the tabu list. Assume M l is the current move 
and the move M2 is already in the tabu list, tabu condition can be overruled if F(5*) has 
lower value than an aspiration junction A (Ml), which is equal to F(S**).
The update of the tabu list is given below:
if (the current move M from S to S* is not in the tabu list){
Update the tabu list L by a FIFO rule;
Add M  to the end of tabu list L;
}
else{
if (A(M) > F(S*)) A(M) = F(S*y, 
else{
M1=M;
Shift all the moves behind M up by one position;
Add M l to the end of tabu list L;
}
}
4.1.2 Resource Binding
After obtaining a satisfactory schedule and partition through the previous step, 
resource binding takes place. As the resources assigned to the nodes with the same 
voltage supply will be placed close to each other in the physical layout, the
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interconnection costs between the clusters are significantly higher than the 
interconnection costs inside the clusters. Therefore, the left edge algorithm is used to 
maximize the resource sharing among the nodes inside each cluster in order to reduce the 
interconnection cost. The binding algorithm is shown as followings. The binding 
algorithm is listed in Figure 4.3.
Input: bests , R\ a set of resources in design libraiy; 
Definitions:
St. the starting time of the node in bestS\ 
ef. the ending time of the node in bestS\
Bodv:
for ( each cluster in bestS ){
Sort nodes in a list L in ascending order by st, 
whiIe(some nodes have not been bound) {
y=0;
t=0;
while ( there exists node in L such that its st >t){ 
v=First node in the list L with its st >t\ 
y=y+{v};
t=et of v;
Delete v from L\
}
Obtain the compatible resource r to S in R; 
Binding elements of S with r,
R=R-[r\\
Figure 4.3 Resource binding
4.2 Experimental Result 
In this section, we present the results obtained by applying our algorithm on the same 
benchmarks in Section 3.2. The timing constraint (column Tc in Table 4.1) is set as 
2T, where T is the delay obtained by ASAP schedule when all the sources operate at 5V
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(column Tc in Table 4.1). The resource constraint R is set as 1, 2, 3, 4 and 5 for each
benchmark, respectively. In all the experiments, the number of iterations is set to 100, 
and the experimental results are tabulated in Table 4.1.
Table 4.1 Experimental results by tabu search
Bench­
mark
Nn Tc R 4»(pJ) Rl% I_b I R2
%
Nc CPU
Lattice 22 48 1 23598 13467.5 42.9 55 34 38 5 0.06
2 10975.9 53.4 38 30 4 0.41
DIFFEQ 10 42 1 15614 15152.6 2..9 70 25 64 4 0.18
2 12766.6 18.2 25 64 3 0.19
Ellipf 37 58 1 23100 13463.7 41.7 119 51 57 5 0.24
2 12235.4 47 56 52 4 1.14
3 14046.7 39.2 57 52 4 1.15
4 11447.5 50.4 58 51 4 1.23
Iir7 36 40 2 39212 20332.1 48.1 107 61 42 4 1.22
3 15740.6 59.8 64 40 4 0.64
4 14678.9 62.6 65 39 4 1.25
Wdf7 50 60 2 49464 24604 50.2 120 72 40 4 0.66
3 19110.4 61.3 73 39 4 1.89
4 19827.2 59.5 71 40 4 1.84
5 18448 62.7 71 40 4 1.9
Dct 42 34 4 43132 21977.8 49 132 79 40 4 1.65
5 20165.7 53.2 72 45 4 1.65
Volterra 32 40 3 43748 16814.8 61.5 81 55 32 4 0.37
4 15122.7 65.4 54 33 5 0.86
Wavelet 67 42 4 73180 28184.4 61.4 195 116 40 4 4.05
62
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
In Table 4.1, column reports the energy consumption when all the functional
units take the supply voltage of 5V. If the same circuits are synthesized using multiple 
supply voltages based on the proposed algorithm, the energy consumption is reported in 
column . It can be seen that, by average, multiple voltage designs consume 49.6%
less power than their counterparts using single voltage supply. For the Wavelet circuit, 
for instance, 67.7% power reduction is obtained. Even for the case of Diffeq with only 20 
nodes, we still see some power reduction.
Column I  shows the interconnect cost (weighted sum of all interconnects) if the 
nodes of the DFG are partitioned into a number of clusters. For instance, the Lattice filter 
has a interconnect cost of 34, if the total number of clusters is 5 (shown in column Nc). 
Compared to the case when no partitioning is performed (i. e., only one cluster for its 
nodes as shown in column I_b), we can see the interconnect cost has been reduced by 
38% (column R2%). On average, the interconnection reduction is 35% across all 9 
benchmark circuits. Finally, the CPU times for synthesis runs are reported in seconds in 
the last column.
Figure 4.4 shows the convergence of the proposed algorithm for HR filter. In all four 
cases (R = 2,3,4,5 ), the solutions converge after only 40 iterations. As a matter of fact, 
fast convergence has also been observed for all other benchmark circuits. (See Figure 
4.5- 4.8)
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4.3 Conclusion
In this chapter, we have presented a multiple voltage synthesis scheme to minimize 
power consumption under timing and resource constraints. The scheme is based on one 
effective meta-heuristic algorithm, tabu search. In particular, we have configured our 
solutions with a three-tuple vector to account for both the resource scheduling and the 
node partitioning. Special move operation is designed that allows the scheduling and the 
partitioning to be performed simultaneously. Cycling of the same solutions is prevented 
by applying a tabu list with an update mechanism enhanced with an aspiration function. 
In this way, the algorithm can search a large solution space with modest computation 
effort and fast convergence rate. Experiments with a number of DSP benchmarks show 
that the proposed algorithm achieves average power reduction by 49.6%, making it an 
excellent low power synthesis scheme for the design of multiple voltage ICs.
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CHAPTER 5
SYNTHESIS SCHEME BY SIMULATED ANNEALING 
Like the previous chapters, we consider multiple voltage scheduling and partitioning 
problem, which is NP-complete. Therefore, approximation and stochastic algorithm 
should be applied to solve this problem. Simulated annealing approach [38] seems to be 
appropriate for simultaneous consideration of both scheduling and partitioning, because 
the objective function in the algorithms is closely related to parameters which can be 
interpreted as the energy and other physical values of the system. This is the main reason 
why we will concentrate on simulated annealing. In Section 5.1, the synthesis scheme 
based on simulated annealing method is proposed, followed by experimental results in 
Section 5.2. In Section 5.3, we compare the results from both tabu search and simulated 
annealing to point out the strength and weaknesses of each method.
5.1 Algorithm Description 
In this section, the synthesis scheme is presented by using simulated annealing to 
solve the multiple voltage scheduling and partitioning problem. Simulated annealing is 
inspired by an annealing process, where the matter is first melted, and then slowly cooled 
in a controlled way to obtain a certain arrangement of the atoms. When the temperature is 
high, atoms can occasionally move to states with higher energy, but then, as the 
temperature drops, the probability of such moves is reduced. In the optimization
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procedure, the energy of the state corresponds to its inverse quality function value, and 
the temperature becomes a control parameter which is reduced during the execution of 
the algorithm. A neighbor of the current solution is randomly chosen in each iteration, 
and in case it is better than the current, the algorithm is still taken with a probability 
determined by the difference in quality and the current temperature. During early 
iterations, there is a high probability to accept worse solutions, but as the temperature 
drops, acceptance becomes less and less likely. In this way, this algorithm behaves much 
like a random walk during early stages, while it performs almost a hill-climbing as the 
temperature drops towards zero. A generic simulated annealing algorithm is shown in 
Figure 5.1. The main advantage of simulated annealing is that it is able to improve upon 
the relatively poor performance of local search by simply replacing the deterministic 
(strict improvement) acceptance criterion by a stochastic criterion, thus circumventing the 
need for an in-depth study of the problem structure in order to construct more effective 
neighborhoods, or to design more tailored algorithms.
The inputs to the proposed algorithm consist of the DFG representation of a circuit, 
the timing and resource constraints, and a design library with fully characterized 
resources. The framework of simulated annealing algorithm is shown in Figure 5.2.
Step 1 Scheduling and partitioning by simulated annealing
There are two main issues related to the adaptation of this general approach to 
MVSP problem.
• The first is the design of moves and neighborhood structure. They are defined in 
Sec.3.1.
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Figure 5.1 Flow chart for simulated annealing
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Input: DFG represented as G(V,E); // see Def. 1 
Definitions:
S : a feasible solution as Eq.(l);
F: Objective function as Eq.(5);
N(S): Neighborhood of 5;
T : Temperature; 
r: control factor;
Max: number of iterations;
Initialization:
i=0;
Generate an initial feasible solutions, ;//Sec.3.1.2
Set an initial temperature 7^0;
bests =5j ; bestcost = F{bestS); besti = 0;
Body:
while( count< Max){U count is the number of iterations 
Choose a random solution Si +1 from N( 5. );
Let D=F{Si.i)-F{Si)\ 
if D> 0 //uphill move 
S/ = Si +1 ; 
if D<0 //downhill move
Si = Si +1 with probability exp(D/7);
T=r*T, //reduce temperature 
Count=Count+l;
}
Output:
the best S’ visited
Figure 5.2 Simulated annealing algorithm
The other is the design of the cooling schedule.
For the cooling schedule design, each temperature T. is chosen as 7̂  = at
log(l + 0
iteration i, where A is a positive constant [11]. After the temperature is lowered, the 
neighborhood operator is applied to find the next solution until an equilibrium is reached. 
All the parameters for our simulated annealing algorithm are not independent. We adjust
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the parameters of our simulated annealing for each benchmark. We repeat the process 
until no perturbation of the parameters can improve the performance.
Step 2 Resource Binding
After obtaining a satisfactory schedule and partition through the previous step, 
resource binding takes place. As the resources assigned to the nodes with the same 
voltage supply will be placed close to each other in the physical layout, the 
interconnection costs between the clusters are significantly higher than the 
interconnection costs inside the clusters. Therefore, the left edge algorithm is used to 
maximize the resource sharing among the nodes inside each cluster in order to reduce the 
interconnection cost. The binding algorithm is shown in Figure 4.3.
5.2 Experimental Results 
In this section, we present the results obtained by applying our algorithm on the same 
benchmarks in Section 3.2. The timing constraint 7^ (column Tc in Table 5.1) is set as 
2T, where T is the delay obtained by ASAP schedule when all the sources operate at 5V 
(column Tc in Table 5.1). The resource constraint R is set as 1,2, 3, 4, and 5 for each
case, respectively. In all the experiments, the number of iterations is set to 500. The 
experimental results are tabulated in Table 5.1 and 5.2 with A=1000 and A=10, 
respectively.
The columns in Table 5.1 and 5.2 are defined the same as them in Table 4.1.
Figure 5.3 and 5.4 shows the convergence of the proposed algorithm for DCT filter 
with A=1000 and A=10, respectively. It is seen that faster convergence is achieved when 
the parameter A is set as 10. Hence, the algorithm is parameter sensitive. As a matter of
72
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fact, this issue of the algorithm has also been observed for all other benchmark circuits. 
(See Figure 5.5-5.16)
Table 5.1 Experimental results by SA with A=1000
Bench­
mark
Nn Tc R K n Rl% I_b I R2
%
Nc CPU
Lattice 22 48 1 23598 13601.8 42.3 55 40 27 10 0.33
2 13668.4 42 42 23 11 0.3
Diffeq 10 42 1 15614 7320.1 53.1 70 30 57 10 0.4
2 8063.8 48.3 30 57 10 0.4
Ellipf 37 58 1 23100 15731.4 31.8 119 63 47 10 0.59
2 14828.6 35^ 59 50 7 1.58
3 13400.4 41.9 62 47 8 1.66
4 13400.4 41.9 62 47 8 1.51
Iir7 36 40 2 39212 25180 35.7 107 69 35 8 1.49
3 25178.4 35^ 67 37 11 0.58
4 20358.1 48.1 65 39 10 1.53
Wdf7 50 60 2 49464 31466.2 36.3 120 80 33 4 0.58
3 33556.9 32.1 79 34 4 1.62
4 23720.7 52.04 78 35 4 1.59
5 25963.5 47.5 77 35 4 1.65
Dct 42 34 4 43132 25865.8 40 132 82 37 4 1.57
5 24694.5 42.7 74 43 4 1.57
Volterra 32 40 3 43748 25119.7 42.5 81 61 24 14 0.39
4 25112.1 42.5 60 25 11 0.86
Wavelet 67 42 4 73180 47648.6 34.8 195 115 41 4 3.96
5 46184.2 36.8 119 38 10 3.25
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Table 5.2 Experimental Results by SA with A=10
Bench­
mark
Nn Tc R E l r̂/un Rl% I_b I R2% Nc C P U
Lattice 22 48 1 23598 11347.3 51.8 55 37 32 5 0.72
2 8559.1 63.7 39 29 8 0.73
Diffeq 10 42 1 15614 7188.5 53.9 70 29 58 4 0.87
2 6070.1 61.1 25 64 5 1.01
Ellipf 37 58 1 23100 13550.9 41.3 119 62 47 4 1.19
2 8984.8 61.1 60 49 7 1.14
3 9663.9 58.1 56 52 5 1.3
4 9170.2 60.3 56 52 5 1.4
lir? 36 40 2 39212 20015.7 48.9 107 70 34 6 1.26
3 15398.6 60.7 61 42 4 1.41
4 13471.5 65.6 67 37 9 1.54
Wdf? 50 60 2 49464 22250.9 55 120 79 34 4 1.6
3 18558.9 62.4 74 38 4 1.4
4 14213.9 71.2 80 33 10 1.42
5 14851 69.9 72 40 4 1.57
Dct 42 34 4 43132 20602.1 52.2 132 75 43 4 1.38
5 17350.9 59.7 68 48 4 1.32
Volterra 32 40 3 43748 22673.7 48.1 81 60 25 6 1.05
4 19186.5 56.1 52 35 4 0.94
Wavelet 67 42 4 73180 34434.9 52.9 195 122 37 4 2.37
5 31370.7 57.1 118 39 4 2.28
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Figure 5.3 DCT circuit (power consumption P vs. number of iterations N) with A=1000
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Figure 5.4 DCT circuit (P vs. N) with A=10
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Figure 5.7 Ellipf circuit (P vs. N) with A=1000
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Figure 5.8 Ellipf circuit (P vs. N) with A=10
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Figure 5.9 lir? circuit (P vs. N) with A=1000
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Figure 5.10 lir? circuit (P vs. N) with A=10
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Figure 5.11 Volterra circuit (P vs. N) with A=1000
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Figure 5.12 Volterra circuit (P vs. N) with A=10
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Figure 5.13 Wavelet circuit (P vs. N) with A=1000
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Figure 5.14 Wavelet circuit (P vs. N) with A=10
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Figure 5.15 Wdf7 circuit (P vs. N) with A=1000
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Figure 5.16 Wdf7 circuit (P vs. N) with A=10
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5.3 Comparison Between Tabu search and Simulated Annealing 
In Table 5.3, column reports the energy consumption when all the functional
units operate at 5V supply voltage. Column _s and E^^ _t report the energy
consumption obtained by simulated annealing algorithm (SA) and tabu search algorithm 
(TA), respectively. Column Is and It report cutsize obtained by SA and TS, respectively. 
Column Ns and Nt report the number of clusters obtained by SA and TS, respectively. 
Column Cs and Ct report CPU time obtained by SA and TS, respectively.
It is shown that TS is average faster than SA and SA can achieve more power 
consumption reduction than TA except for volterra and wavelet circuits.
From the experiment results, the following conclusions are concluded:.
• Cutsize obtained with TS is definitely superior in comparison to those given 
by SA.
• On the contrary, power reduction obtained with SA is more than those 
obtained by TS. This conclusion is important in the context, as no TS based or 
SA based Multiple voltage synthesis scheme has yet been reported
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Table 5.3 Comparison between TS and SA
Bench­
mark
Nn Tc R K n Is It Ns Nt Cs Ct
Lattice 22 48 1 23598 11347.3 13467.5 37 34 5 5 0.72 0.060
2 8559.1 10975.9 39 38 8 4 0.73 0.410
Diffeq 10 42 1 15614 7188.5 15152.6 29 25 4 4 0.87 0.180
2 6070.1 12766.6 25 25 5 3 1.01 0.190
Ellipf 37 58 1 23100 13550.9 13463.7 62 51 4 5 1.19 0.24
2 8984.8 12235.4 60 56 7 4 1.14 1.140
3 9663.9 14046.7 56 57 5 4 1.3 1.15
4 9170.2 11447.5 56 58 5 4 1.4 1.23
lirV 36 40 2 39212 20015.7 20332.1 70 61 6 4 1.26 1.22
3 15398.6 15740.6 61 64 4 4 1.41 0.64
4 13471.5 14678.9 67 65 9 4 1.54 1.25
Wdf7 50 60 2 49464 22250.9 24604 79 72 4 4 1.6 0.660
3 18558.9 19110.4 74 73 4 4 1.4 1.89
4 14213.9 19827.2 80 71 10 4 1.42 1.84
5 14851 18448 72 71 4 4 1.57 1.9
Dct 42 34 4 43132 20602.1 21977.8 75 79 4 4 1.38 1.650
5 17350.9 20165.7 68 72 4 4 1.32 1.650
Volterra 32 40 3 43748 22673.7 16814.8 60 55 6 4 1.05 0.370
4 19186.5 15122.7 52 54 4 5 0.94 0.86
W avelet 67 42 4 73180 34434.9 28184.4 122 116 4 4 237 2.05
5 31370.7 23596.5 118 114 4 4 238 2.15
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CHAPTER 6
CONCLUSION AND FUTURE WORK 
In this thesis, three behavioral level synthesis algorithms have been proposed to 
minimize power consumption with resources operating at multiple voltages under timing 
constraints alone, resource constraints alone, and both timing and the resource constraints. 
One is the polynomial time algorithm. The others are heuristic algorithms, which are tabu 
search algorithm (TA), and simulated annealing algorithm (SA). Unlike the conventional 
methods where only scheduling is considered, our synthesis schemes consider both 
scheduling and partitioning simultaneously to reduce power consumption due to the 
functional units as well as the interconnects among them.
The polynomial time algorithm under timing constraints reduces the resource power 
consumption by assigning as many nodes of the DFG as possible to the resources 
operating at reduced voltages. The algorithm under resource constraints reduces the delay 
by allowing the nodes on the critical paths to at the highest possible voltage(s) whenever 
possible; in the meantime, nodes not on the critical paths are bounded to resources 
operating in reduced voltages to minimize the power consumption. In addition to the 
power reduction due to resources, both algorithms also consider reduction of 
interconnection costs between clusters through partitioning.
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In TS and SA, we have configured our solutions with a three-tuple vector to account 
for both timing and partition. Special move operation is designed that allows the 
scheduling and the partitioning to be performed simultaneously. In TS, cycling of the 
same solutions is prevented by applying a tabu list with an update mechanism enhanced 
with an aspiration function. In this way, the algorithm can search a large solution space 
with modest computation effort and fast convergence rate. In SA, some solutions are 
accepted with a probability determined by the difference in quality and the current 
temperature. In this way, the algorithm behaves much like a random walk during early 
stages, while it performs almost a hill-climbing during later stages.
From the experimental results, the following conclusions are drawn:
• First, the energy reduction increases with the increase in latency. This is to be 
expected since an increase in latency facilitates more nodes being assigned to 
lower voltages.
• Second, the energy reduction increases with increase in resource constraints. This 
is to be expected since an increase in resource constraints facilitates more nodes 
being assigned to lower voltages.
• Third, cutsize obtained with TS are definitely superior in comparison to those 
given by SA. On the contrary, power reduction obtained with SA is more than 
those obtained by TS. This conclusion is important in the context, as no TS based 
or SA based multiple voltage synthesis scheme has yet been reported to the best 
of our knowledge.
Further research on my thesis work includes:
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More algorithms will be proposed to improve the existing algorithms, such as 
multiple voltage synthesis scheme based on both tabu search and simulated 
annealing.
As this thesis work is based on the behavior level, more IC designs are 
appreciated to verify and test the proposed algorithms so that the use of multiple 
supply voltage becomes practical and prevalent.
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